


# CS 315-02 Project 04 Midterm




Midterm on Thursday Oct 10.

## Cache Direct Mapped Cache

Mem



# Instruction Cache vs Data Cache



sw to, B(sp)

store mem[base.addr + offset] = rs1


TA = rsp → regs[rs1] + imm

uint32\_t \*addr = (uint32\_t \*)TA

\*addr = rsp → regs[rs2]

# Block Size — Why? Principles of locality

spatial      temporal



① Find address of first word in block (in memory)

mask of lower 4 bits to be 0 → gives base addr


16	10000
8	1000
4	0100
0	0000

byte

7 0117

lookup(addr)

$$addr_w = addr / 4$$



addr\_w


$$addr_w \% 4$$

$$6 \% 4 = 2$$

$$addr_w - 2$$

$$= 6 - 2$$

$$> 4$$



# Set Associative Cache

